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Absiracf-A Power Factor Correction (PFC) circuit 
using Boost converter for low power applications are 
developed and analyzed in this work. Simulation is done on 
the Boost PFC circuit using average current mode control to 
validate the designed parameters. The experimental circuit 
is developed so that the results can be verified and compared 
with the simulation results. The effect of the inductor 
current sense resistor to the performances of the circuit in 
terms of efficiency, power factor and input current THD are 
highlighted. In addition, the dynamic response of the output 
voltage and input current are presented 
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I. INTRODUCTION 
Nowadays, power electronics circuits has become one 
of the most important design part in most commonly used 
electrical equipments namely the computers, televisions, 
motor drives, electronics ballast and power amplifiers. It 
is a well known fact that most of the equipments require 
AC to DC conversions from the AC mains. The DC 
voltage from the conversion must contain low ripple 
voltage and thus a bulk capacitor is used as a filter. As a 
consequence, the input current waveform from the mains' 
is non-sinusoidal with high peak pulsating current and 
contains low order harmonic currents [l]. These harmonic 
currents cause several problems such as voltage distortion 
and fluctuation at point of common coupling (PCC), 
overheating, and noise as well as reduce the capability of 
the line to provide energy [2]. 
To cope with these problem the most suitable and 
reliable solutions for low power applications is the active 
power factor corrections (PFC) circuit. For most PFC 
circuit topologies as presented in [3,4], the Boost type 
PFC p e r f o m  much better than other circuits in terms of 
efficiency, power factor and the simplicity of gate drive 
circuit. Besides that, the inductor that is located at the 
front of the circuit would give a smooth input current. 
Several control techniques that are commonly used as 
feedback control circuitries are presented in [5,6]. Among 
them, the average current mode control i s .  typically 
selected to control the PFC circuit due to several 
advantages namely constant switching frequency, less 
sensitive to commutation noise and simple inductor 
current sensing [5]. Fig. 1 shows the circuit diagram of 
the Boost PFC circuit using average current mode control. 
Several previous papers have presented some analysis on 
the Boost PFC circuit hut none mentioned the appropriate 
value of the sense resistor that must be utilized in the 
Boost PFC circuit design. 
BOOST CIRCUIT 
Fig. I :  Boost PFC Circuit with average enrrent mode control 
This paper presents an analysis on a PFC circuit 
performance in terms of power factor, efficiency, input 
current THD and dynamic response by varying the sense 
resistor values. A simulation using PSpice is conducted 
for the averaged and switch model to initially study the 
behavior of the circuit. The designed parameters and 
simulation results are verified and compared with the 
results from the experimental circuit. The efficiency, 
power factor and input current THD are analyzed by 
varying the inductor current sensing resistor for different 
loads conditions. A set of sense resistor value is 
recommended depending on the requirement of the 
circuit. 
11. ANALYSIS 
The design procedures of average current mode 
control as mentioned in [S, 9, IO] is discussed briefly here 
especially for the cument loop. One of the most important 
pans in designing a PFC circuit using average current 
mode control is the placement of the pole and zero for the 
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current and voltage error amplifier. The transfer function 
of the error amplifier with the compensator presented in 
Fig. 2 is as follows, 
e 
Vref 
Fig. 2:  Error amplifier with compensator 
Refemng to ( I ) ,  it is clearly stated that the error 
amplifier circuit consist of an integrator ( l i s ) ,  one zero at 
o& and one pole at %. Although the current and voltage 
error amplifier circuit implements the same type of error 
amplifier, the requirement for each pole and zero 
placement is totally different. The integrator normally 
eliminates the steady state error. The zero that is placed 
before the frequency of the power stage filter (actually 
lower than,half of the switching frequency) ensures the 
stability of the current loop. The pole eliminates the high 
frequency noise. 
Furthermore, the current error amplifier must be set to 
operate at large bandwidth [7] so that the dynamic 
response of the input current is better and faster. The 
cutoff frequency of the current loop is determined by the 
current error amplifier gain and the control to input gain 
derived in [9].  The maximum current error amplifier gain 
is, 
The control to input gain is, 
( 3 )  
where, Vs is the switching ramp peak voltage, fs is the 
switching frequency, L is the inductor, Vo is the output 
voltage and Rs is the sense resistor. It is known that at 
cutoff frequency the overall gain is zero, which is 
presented as 
20log(G,G,,) = 0 (4) 
Solving for GcAGc,, 
To obtain the overall gain of the circuit, equation (2)  and 
( 3 )  is substituted to (5).  By equating s = 2nfc in ( 3 ) .  the 
cutoff frequency, fc is set to fd2n. 
As can be seen in (2), the current error amplifier gain, 
GcA, is inversely proportional to the sense resistor, Rs, but 
the control to output gain, Gel, is proportional to Rs. Thus, 
when Rs is small, GCA is large. The disadvantage of this is 
that the noise signal would be amplified and consequently 
distorts the error signal. As a result, the gate signal too 
contains the noise signal and thus affects the wave shape 
of the inductor current. On the .other hand, when Rs is 
small, the gain Gcn i s  also small and the effect on the 
noise signal is not significant to the error signal and the 
gate signal. Therefore, a better input current waveform is 
obtained. This effect is significant especially when the. 
input current is relatively small (low output power) in a 
range of a few hundred mA. 
111. SIMULATION AND EXPERIMENTAL RESULTS 
The circuit is analyzed according to several conditions 
i. Simulations with average and switch model 
ii. Experimental results for IOOW and 400W load 
iii. Performance in t e rm of efficiency, power factor 
and current THD 
iv. Dynamic response 
and characteristics, which are: 
In this circuit, the parameters used are Vc240Vrms,  
Vo=380Vdc, fs=601diz, L=450pH, C=330pF. The 
parameters are selected based on the requirement of the 
output voltage value and ripple, inductor current ripple 
using appropriate equations and design procedures made 
by previous papers [SI-[IO]. 
Firstly, the designed parameters of the Boost PFC 
circuit are validated with simulation using the average and 
switch model. The results for the simulation pad are 
presented in the form of waveforms for input voltage, 
input current and output voltage. Fig. 3 shows the 
simulation results using the average and switch model 
with a load of 400W. The simulation results using both 
methods show reasonable relation and thus it can validate 
the parameters used in the circuit. 
In Fig. 4, the input voltage and input current 
waveforms for a IOOW load is presented. It can be seen 
that the sinusoidal wave shape of the input current is 
better when RS is 0.30 compared to when Rs is 0.050. 
The difference between the input current waveform for 
both cases is very significant. The input current for 
Rs = 0.3Q is highly distorted compared with Rs = 0.050. 
When the load is increased to 400W, the input current 
wave shape for Rs = 0.30 is still better than when Rs = 
0.050 as  shown in Fig. 5 .  
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Fig. 3: The waveforms for input voltage, input current and output 
voltage based on simulation (a) avenged model (b) switch model. 
Fig. 5: Input voltage (ZSOWdiv) and input current (INdiv) waveforms 
for a 400W load. (a) Rs = 0.05R, (b) RS = 0.3R 
Fig. 4 Input voltage (250Vldiv) and input currenl(O.5Mdiv) waveforms 
for a IOOW load, (a) Rs= 0.05n. (b) Rr = 0.3Q 
The dynamic response of the input current and output 
voltage are shown in Figure 6. With the same setting of 
the voltage and current loop, it  can be clearly seen that the 
dynamic response for Rs = 0.322 is much better than 
Rs = 0.0522. In Fig. 6(a); when Rs = 0.0522, the output 
voltage attempts to maintain at 380V DC when the load is 
changed from 2OOW to 400W and due to noise signal, the 
dynamic response is quite severe. The same situation 
occurs with the input current that attempts to maintain the 
sinusoidal waveform hut unfortunately a few high peak 
current is generated for a few cycles. The input current 
takes about a few hundred milliseconds to recover and 
become stable with the required sinusoidal waveform. In 
Fig. 6(h); when Rs = 0.322, the output voltage and input 
current waveform change smoothly and quickly for the 
same step load change. 
The efficiency of the PFC circuit is the hest when Rs 
is chosen hetween 0.222 and 0.2522 as shown in Fig. 7 .  
The efficiency for the 300W load seems to decrease when 
Rs =0.322. On the other hand, in order to obtain a better 
power factor, Rs=0.322 is the best choice as shown io Fig. 
8. The input current THD is the lowest for all load 
conditions when Rs = 0.322 as shown in Fig. 9. 
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Fig. 6: Output voltage and input current dynamic response (200W to 
400W). (a) R,= O.OSR, (b) R, = 0.3R. 
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Fig. 7: The efficiency ofthe circuit with respect to the sense cesistor 
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Fig. 8: Power factor ofthe circuit with respect to thc sense resistor value 
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Fig. 9: The percentage of the input current total harmonic distortion 
(THD) of the circuit with respect to the sense resistor value 
IV. CONCLUSION 
The effects of several sense resistor values to the 
efficiency, power factor, and current THD of a Boost PFC 
circuit are analyzed. A suitable value of sense resistor is 
identified and utilized in order to obtain better circuit 
performance. From the results that have been analyzed, 
the recommended value of the sense resistor, Rs, is 
between 0.2R and 0.3R for better performance. Choosing 
a bigger value of Rs will result in the demeaning of the 
circuit efficiency. 
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